

09/02/98  
Jc377 U.S. PTO

Jc540 U.S. PTO  
09/145595  
09/02/98

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re Patent Application of: **Ji Ung Lee**  
Title: **STRUCTURE AND METHOD FOR REDUCED EMITTER TIP TO GATE SPACING IN FIELD EMISSION DEVICES**  
Attorney Docket No.: **303.537US1**

**PATENT APPLICATION TRANSMITTAL**

**BOX PATENT APPLICATION**

Assistant Commissioner for Patents  
Washington, D.C. 20231

We are transmitting herewith the following attached items and information (as indicated with an "X"):

- ☒ Utility Patent Application under 37 CFR § 1.53(b) comprising:  
☒ Specification ( 22 pgs, including claims numbered 1 through 46 and a 1 page Abstract).  
☒ Formal Drawing(s) ( 4 sheets).  
☒ Signed Declaration ( 3 pgs).  
☒ Check in the amount of \$1,936.00 to pay the filing fee.  
☒ Assignment of the invention to Micron Technology, Inc. ( 2 pgs) and Recordation Form Cover Sheet.  
☒ Check in the amount of \$40.00 to pay the Assignment recording fee.  
☒ Return postcard.

The filing fee has been calculated below as follows:

	No. Filed	No. Extra	Rate	Fee
TOTAL CLAIMS	46 - 20 =	26	x 22 =	\$572.00
INDEPENDENT CLAIMS	10 - 3 =	7	x 82 =	\$574.00
[ ] MULTIPLE DEPENDENT CLAIMS PRESENTED				\$0.00
BASIC FEE				\$790.00
TOTAL				\$1,936.00

Please charge any additional required fees or credit overpayment to Deposit Account No. 19-0743.

**SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.**  
P.O. Box 2938, Minneapolis, MN 55402 (612-373-6900)

By: Edward J. Brooks, III  
Atty: Edward J. Brooks, III  
Reg. No. 40,925

Customer Number **21186**

"Express Mail" mailing label number: EL185283603US

Date of Deposit: September 2, 1998

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Box Patent Application, Washington, D.C. 20231.

By: Sheri R. Simms

Signature: Sheri R. Simms

UNITED STATES PATENT APPLICATION

**STRUCTURE AND METHOD FOR REDUCED EMITTER TIP TO  
GATE SPACING IN FIELD EMISSION DEVICES**

**INVENTOR**

**JI UNG LEE**

of Boise, Idaho, U.S.A.

Schwegman, Lundberg, Woessner, & Kluth, P.A.  
1600 TCF Tower  
121 South Eighth Street  
Minneapolis, Minnesota 55402  
ATTORNEY DOCKET 303.537US1  
MICRON 98-0591

## STRUCTURE AND METHOD FOR REDUCED EMITTER TIP TO GATE SPACING IN FIELD EMISSION DEVICES

5

### Field of the Invention

The present invention relates generally to semiconductor integrated circuits. More particularly, it pertains to a structure and method for reduced emitter tip to gate spacing in field emission devices.

10

### Background of the Invention

Recent years have seen an increased interest in field emission devices. This is attributable to the fact that such displays can fulfill the goal of consumer affordable hang-on-the-wall flat panel television displays with diagonals in the range of 20 to 60 inches. Certain field emission devices, or flat panel displays, operate on the same physical principle as fluorescent lamps. A gas discharge generates ultraviolet light which excites a phosphor layer that fluoresces visible light. Other field emission devices operate on the same physical principles as cathode ray tube (CRT) based displays. Excited electrons are guided to a phosphor target to create a display. Silicon-based field emitter arrays are one source for creating similar displays.

Single crystalline silicon structures have been under investigation for some time for use in fabricating field emission devices. However, large area, TV size, displays are likely to be expensive and difficult to manufacture from single crystal silicon wafers. Polycrystalline silicon, on the other hand, provides a viable substitute to single crystal silicon since it can be deposited over large areas on glass or other substrates.

The resolution of a field emission display is a function of a number of factors, including emitter tip sharpness, alignment and spacing of the gates, or grid openings, which surround the tips. One of the key issues in the development of field emission devices (FEDs) is the emitter tip to gate distance. This distance partly

determines the turn-on voltage, the voltage difference required between the tip and the grid to start emitting electrons. Typically, the smaller the distance, the lower the turn-on voltage for a given field emitter, and hence lower power dissipation. A low turn-on voltage also improves the beam optics. Thus it is desirable to minimize the emitter tip to gate distance in the development of field emission devices (FED).

There are numerous methods to fabricate FEDs. One such popular technique in the industry includes the "Spindt" method, named after an early patented process. Spindt, et. al. discuss field emission cathode structures in U.S. Patent numbers 3,665,241, 3,755,704, and 3,812,559. Generally, the Spindt technique entails the conventional steps of masking insulator layers and then includes lengthy etching, oxidation, and deposition steps. In the push for more streamlined fabrication processes, the Spindt method is no longer the most efficient approach. Moreover, the Spindt process does not resolve or necessarily address the problem of gate to emitter tip distance.

The emitter tip to gate spacing is generally determined by the thickness of the dielectric layer in place between the two. One method of achieving a smaller emitter tip to gate distance is to deposit a thinner dielectric, or insulator layer. However, this approach has the negative consequence of increasing the capacitance between the gate and substrate regions. In turn, the increased capacitance increases the response time of the field emission device.

A more recent technique includes the use of chemical mechanical planarization (CMP) and an insulator reflow step. One such method is presented in U.S. Patent number 5,229,331, entitled "Method to Form Self-Aligned Gate Structures Around Cold Cathode Emitter Tips Using Chemical Mechanical Polishing Technology." Unfortunately, an insulator reflow process generally involves the use of an extra processing step to lay down an extra insulator layer. Also, the typical reflow dielectric materials employed, e.g., borophosphorus silicate glass (BPSG), require high processing temperatures to generate the reflow. This fact negatively impacts the thermal budget available in the fabrication sequence.

Thus, what are needed are a structure and method to decouple the gate dielectric, or insulator, thickness and the emitter tip to gate distance. It is further desirable to develop such a structure and method which can be incorporated into large population density field emitter arrays without compromising the responsiveness and reliability of the resulting field emission devices. Likewise, it is desirable to obtain these results through an improved and streamlined manufacturing technique.

#### Summary of the Invention

10 The above-mentioned problems with field emission devices and other problems are addressed by the present invention and will be understood by reading and studying the following specification. A structure and method which accord improved performance are provided.

In particular, an illustrative embodiment of the present invention includes  
15 a method for forming a self-aligned gate structure around an electron emitting tip. The method includes forming a cathode on a substrate. The cathode includes an emitter tip. An insulator layer is formed over the cathode and the emitter tip. The insulator is ion etched and a gate is formed on the insulator layer.

In another embodiment, a method of forming a field emission device on a  
20 substrate is provided. The method includes forming a cathode emitter tip in a cathode region of the substrate. A gate insulator layer is formed on the emitter tip and the substrate. An ion etch process is used in order to reduce the thickness of the gate insulator layer in the cathode region more rapidly than in the isolation region. Further, the method includes forming a gate on the gate insulator layer and an anode  
25 is formed opposing the emitter tip.

In another embodiment, a field emitter array is provided. The field emitter array includes a number of cathodes which are formed in rows along a substrate. A gate insulator is formed along the substrate and surrounds the cathodes. A number of gate lines are formed on the gate insulator. And, a number of anodes are formed

in columns orthogonal to and opposing the rows of cathodes. The field emitter array is formed according to a method which includes the following: forming a number of cathode emitter tips in cathode regions of the substrate, forming a gate insulator layer on the emitter tips and the substrate such that forming the gate insulator layer includes ion etching the insulator layer such that the insulator layer is formed thinner around the emitter tips than in an isolation region of the substrate, forming a number of gate lines on the gate insulator layer, and forming a number of anodes opposite the emitter tips.

Thus, an improved structure and method are provided which will allow a smaller distance between the emitter tip and the gate structure without having to decrease the thickness of the gate dielectric which increases capacitance. A smaller emitter tip to gate distance lowers the turn-on voltage which is highly desirable in such areas as beam optics and power dissipation. The improved method and structure include the use of an energetic ion etch. Including the etch process removes portions of the sloped surface of a conformally covered emitter tip more rapidly than the flat portions of the gate isolation layer or surface. The method promotes a streamlined fabrication sequence and yields a structure with improved performance.

These and other embodiments, aspects, advantages, and features of the present invention will be set forth in part in the description which follows, and in part will become apparent to those skilled in the art by reference to the following description of the invention and referenced drawings or by practice of the invention. The aspects, advantages, and features of the invention are realized and attained by means of the instrumentalities, procedures, and combinations particularly pointed out in the appended claims.

### Brief Description of the Drawings

Figures 1A-1F illustrate an embodiment of a process of fabrication of a field emission device according to the teachings of the present invention.

Figure 2 is a planar view of an embodiment of a portion of an array of polysilicon field emitters according to the teachings of the present invention.

Figure 3 is a block diagram which illustrates an embodiment of a flat panel display system according to the teachings of the present invention.

### Detailed Description

In the following detailed description of the invention, reference is made to the accompanying drawings which form a part hereof, and in which is shown, by way of illustration, specific embodiments in which the invention may be practiced. In the drawings, like numerals describe substantially similar components throughout the several views. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present invention.

The terms wafer and substrate used in the following description include any structure having an exposed surface with which to form the integrated circuit (IC) structure of the invention. The term substrate is understood to include semiconductor wafers. The term substrate is also used to refer to semiconductor structures during processing, and may include other layers that have been fabricated thereupon. Both wafer and substrate include doped and undoped semiconductors, epitaxial semiconductor layers supported by a base semiconductor or insulator, as well as other semiconductor structures well known to one skilled in the art. The term conductor is understood to include semiconductors, and the term insulator is defined to include any material that is less electrically conductive than the materials referred to as conductors. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by

the appended claims, along with the full scope of equivalents to which such claims are entitled.

The term “horizontal” as used in this application is defined as a plane parallel to the conventional plane or surface of a wafer or substrate, regardless of the orientation of the wafer or substrate. The term “vertical” refers to a direction perpendicular to the horizontal as defined above. Prepositions, such as “on”, “side” (as in “sidewall”), “higher”, “lower”, “over” and “under” are defined with respect to the conventional plane or surface being on the top surface of the wafer or substrate, regardless of the orientation of the wafer or substrate.

10        Figures 1A-1F illustrate an embodiment of a process of fabrication of a field emission device according to the teachings of the present invention. The field emission device is formed using a self-aligned technique for positioning a gate around cathode emitter tips. In Figure 1A, a cathode emitter tip 101 is illustrated formed on a substrate 100. In one embodiment the substrate 100 includes a single  
15        crystalline silicon layer 100. In an alternative embodiment, the substrate includes an insulator layer formed from glass, wherein glass includes silicon dioxide ( $\text{SiO}_2$ ) alone or in combination with other suitable/appropriate elements as understood by one of ordinary skill in the art. The cathode emitter tip 101 is formed in a cathode region 125 of the substrate 100. The cathode emitter tip 101, or emitter tip 101, is  
20        formed using any suitable technique such as the method provided in U.S. Patent number 5,229,331, entitled “Method to Form Self-Aligned Gate Structures Around Cold Cathode Emitter Tips Using Chemical Mechanical Polishing Technology.” The emitter tip 101 is formed as a polysilicon cone 101. In one embodiment, the emitter tip 101 includes a low work function material 118, as shown in Figure 1F,  
25        coated on the emitter tip 101. The low work function material can include forming a metal silicide 118 on the field emitter tip 101. Forming metal silicide 118 will be understood by one of ordinary skill in the art of semiconductor fabrication.

Figure 1B illustrates the structure following the next sequence of processing steps. In Figure 1B, a gate insulator layer 102, or insulator layer 102, is formed over



the emitter tip 101 and the substrate 100. The insulator layer 102 surrounds the emitter tip 101. The regions of the insulator layer 102 which surround the emitter tip 101 constitute an insulator region 112 for the field emitter device. In one embodiment, the insulator layer 102 includes silicon dioxide ( $\text{SiO}_2$ ). In an  
5 alternative embodiment, the insulator layer 102 includes silicon nitride ( $\text{Si}_3\text{N}_4$ ), or any other suitable gate insulator material as recognized by one of ordinary skill in the art. The insulator layer 102 may be formed by any suitable technique as such techniques are understood by those of ordinary skill in the art of semiconductor and field emission device fabrication. One exemplary technique for forming the  
10 insulator layer 102 includes chemical vapor deposition (CVD).

Figure 1C illustrates the device following the next sequence of fabrication steps. In Figure 1C the insulator layer 102 undergoes an ion etching process. In the ion etching process, the ions impinge on the insulator layer 102 in perpendicular fashion to the insulator 102 surface, as indicated by arrows 130. In one  
15 embodiment, the ion etch is performed using an ion gun for sourcing the ions toward the insulator layer 102. Various ion guns, suitable in this process, are commercially available as will be recognized by one of ordinary skill in the art semiconductor and field emission device fabrication. In an alternative embodiment, the ions are plasma generated and become targeted toward the insulator layer 102 upon a proper biasing  
20 of the insulator layer 102 and substrate 100. Additionally, any suitable gas may be chosen as the ion source gas in the plasma chamber. In one embodiment, an Oxygen gas is employed. In an alternative embodiment, Argon is utilized as the reactant gas.

The ion etching process serves to reduce the insulator layer 102 thickness  
25 more rapidly in the cathode region 125, surrounding the emitter tip 101. The etch rate, using energetic ions, depends not only on the energy of the ions and the nature of the material being etched but also depends highly on the angle at which the ions bombard the surface. The ions impinge at a ninety (90) degree angle relative to the substrate 100. However, as indicated by arrows 130, the ions impinge the surface of

the insulator layer 102 in the cathode region 125 at an angle of less than ninety degrees ( $<90^\circ$ ). This is due to the fact that the insulator layer 102 in the cathode region 125 is formed conformal to the cathode emitter tip 101. Thus, in comparison the insulator layer 102 assumes a sloped form over the cathode region 125 and a planar structure in the insulator region 112. The ion bombardment impinging the sloped insulator layer 102 covering the emitter tip 101 reduces the insulator layer 102 thickness over the emitter tip 101 more rapidly than over the planar, insulator regions 112. The insulator layer 102 is etched back in this manner to a desired thickness. In one embodiment, to protect the emitter tip 101 from over etching, a sacrificial buffer layer is deposited over the emitter tip 101 prior to etching. The buffer layer can be either a dielectric layer, such as silicon nitride ( $\text{Si}_3\text{N}_4$ ), or a conductive layer with a slower etch rate than the insulator layer 102. The structure is now as appears in Figure 1C.

Figure 1D illustrates the structure following the next sequence of fabrication steps. A gate, or gate layer 116, is formed on the insulator layer 102. The gate layer 116 includes any conductive layer material and can be formed using any suitable technique. One exemplary technique includes chemical vapor deposition (CVD). In one embodiment the gate layer 116 is formed of doped polysilicon material. In an alternative embodiment, the gate layer 116 is a refractory metal. In this embodiment, the refractory metal can include any one from the selection of molybdenum (Mo), tungsten (W), or Titanium (Ti). Forming the gate layer 116 includes depositing the conductive gate material to a thickness sufficient to cover the entire insulator layer 102 including the portion of the insulator layer 102 above the emitter tip 101.

Figure 1E illustrates the structure following the next series of processing steps. Following deposition, the gate layer 116 undergoes a removal step using chemical mechanical planarization (CMP). The gate layer 116 is removed using CMP until a portion of the insulator layer 102, covering the emitter tip 101, is revealed. The earlier ion etching step has here resulted in an aperture 129 defined

by the gate layer 116 opening above the emitter tip 101. The thickness of the insulator layer 102, between the gate layer 116 and the emitter tip 101 is significantly less than the thickness of the insulator layer 102 extending between the gate layer 116 and the substrate 100.

5           Figure 1F illustrates the structure after the next sequence of processing steps. Here, a portion of the insulator layer 102 is removed from surrounding the emitter tip 101. The portion of the insulator layer 102 is removed using any suitable technique as will be understood by one of ordinary skill in the field of semiconductor processing and field emission device fabrication. In one exemplary  
10           embodiment, a wet etch is used such as a buffered oxide etch process (BOE), to remove portions of the insulator layer 102. A low work function material 118 can be deposited on the emitter tip 101 at this stage. The low work function material 118 may be deposited using a CVD process. An anode 127 is further formed opposing the emitter tip 101 in order to complete the field emission device. The  
15           formation of the anode, and completion of the field emission device structure, can be achieved in numerous ways as will be understood by those of ordinary skill in the art of semiconductor and field emission device fabrication. The formation of the anodes, and completion of the field emission device itself, do not form part of the present invention and as such are not presented in full detail here.

20           Embodiments of the present invention include the fabrication of a field emitter array which is fabricated according to the method and teachings provided above. Figure 2 is a planar view of an embodiment of a portion of an array of field emitter devices, 50A, 50B, ...50N, each constructed according to the teachings of the present invention. The field emitter array 205 is suited to inclusion in a field  
25           emission device. The field emitter array 205 includes a number of cathodes,  $201_1$ ,  $201_2$ ,  $201_3$ ,... $201_n$  formed in rows along a substrate 200. A gate insulator 202 is formed along the substrate 200 and surrounds the cathodes. A number of gate lines 216 are on the gate insulator. A number of anodes,  $227_1$ ,  $227_2$ ,  $227_3$ ,... $227_n$  are formed in columns orthogonal to and opposing the rows of cathodes. The anodes,

227<sub>1</sub>, 227<sub>2</sub>, 227<sub>3</sub>,...227<sub>n</sub> include multiple phosphors. And, the intersection of the rows of cathodes, 201<sub>1</sub>, 201<sub>2</sub>, 201<sub>3</sub>,...201<sub>n</sub> and columns of anodes, 227<sub>1</sub>, 227<sub>2</sub>, 227<sub>3</sub>,...227<sub>n</sub> form pixels.

Each field emitter device in the array, 50A, 50B, . . . , 50N, is constructed in a similar manner. Thus, only one field emitter device 50N is described herein in detail. All of the field emitter devices are formed along the surface of a substrate 200 according to the method presented in connection with Figures 1A-1F. In one embodiment, the substrate includes a doped silicon substrate 200. In an alternate embodiment, the substrate is a glass substrate 200, including silicon dioxide (SiO<sub>2</sub>) alone or in combination with other appropriate elements as understood by one of ordinary skill in the art. Field emitter device 50N includes a cathode 201 formed in a cathode region 225 of the substrate 200. The cathode 201 includes an emitter tip 201 which is a polysilicon cone 201. In one exemplary embodiment, the polysilicon cone 201 includes a metal silicide 218 on the polysilicon cone 201. The metal silicide 218 can include any one from a number of refractory metals, e.g. molybdenum (Mo), tungsten (W), or titanium (Ti), which has been deposited on the polysilicon cone 201. Formation of the metal silicide 218 includes using the process of chemical vapor deposition (CVD) to deposit the refractory metal, and then, includes a rapid thermal anneal (RTA) to form the silicide. A gate insulator 202 is formed in an isolation region 212 of the substrate 200. The gate insulator 202 includes any suitable insulator material, e.g., silicon dioxide (SiO<sub>2</sub>) or silicon nitride (Si<sub>3</sub>N<sub>4</sub>). The gate insulator layer 202 is formed conformally to the polysilicon cone 201 by any suitable process such as by CVD. Next the insulator layer 202 undergoes an ion etch process which is explained in detail and presented above in connection with Figures 1A-1F. The insulator layer 202 remains only in the isolation regions 212 of the array 205.

The gate 216 is formed on the gate insulator 202. In one embodiment, the gate 216 is formed of doped polysilicon. In an alternate embodiment, the gate 216 is formed of any other suitable conductor material, e.g., a refractory metal or,

alternatively doped polysilicon. The gate 216 and the polysilicon cone 201 are formed using a self-aligned technique which is discussed above in connection with fabricating a field emitter device. An anode 227 opposes the emitter tip 201. The separation of the gate 216 and the emitter tip 201 by the insulator layer 202 is  
5 significantly thinner than the separation distance of the gate 216 and the substrate 200 by the insulator layer 202. The thinner separation thickness of the insulator layer 202 between the gates 216 and the emitter tips 201 is produced using an ion etch process as described above in connection with Figures 1A-1F.

Figure 3 is a block diagram which illustrates an embodiment of a flat panel  
10 display system 300 according to the teachings of the present invention. A flat panel display includes a field emitter array 304 formed on a glass substrate. The field emitter array includes the field emitter array described and presented above in connection with Figure 2. A row decoder 306 and a column decoder 308 each couple to the field emitter array 304 in order to selectively access the array. Further,  
15 a processor 310 is included which is adapted to receiving input signals and providing the input signals to address the row and column decoders, 306 and 308 respectively.

### Conclusion

20 Thus, an improved structure and method are provided which will allow a smaller distance between the emitter tip and the gate structure. The structure is achieved without having to decrease the thickness of the gate dielectric, or insulator layer, which would carry the negative effect of increased capacitance. A smaller emitter tip to gate distance lowers the turn-on voltage which is highly desirable in  
25 such areas as beam optics and power dissipation. The improved method and structure include the use of an energetic ion etch. Including the etch process removes portions of the sloped insulator layer surface of a conformally covered emitter tip more rapidly than flat portions out in the isolation region. This technique avoids the shortcomings and problems of thermal budgets and additional process

steps encountered when using reflow techniques. The method promotes a streamlined fabrication sequence and yields a structure with improved performance.

Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which  
5 is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. It is to be understood that the above description is intended to be illustrative, and not restrictive. Combinations of the above  
10 embodiments, and other embodiments will be apparent to those of skill in the art upon reviewing the above description. The scope of the invention includes any other applications in which the above structures and fabrication methods are used. The scope of the invention should be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled.

What is claimed is:

1. A method for forming a self-aligned gate structure around an emitter tip, comprising:
  - forming a cathode on a substrate, the cathode having an emitter tip;
  - forming an insulator layer over the cathode and the emitter tip;
  - ion etching the insulator layer; and
  - forming a gate layer on the insulator layer.
2. The method of claim 1, wherein forming a gate layer includes:
  - depositing a refractory metal on the insulator layer; and
  - using a chemical mechanical planarization (CMP) process on the refractory metal in order to expose a portion of the insulator layer surrounding the emitter tip.
3. The method of claim 2, wherein the method further includes removing a portion of the insulator layer surrounding the emitter tip in order to uncover the emitter tip.
4. The method of claim 1, wherein ion etching the insulator layer includes using an ion gun as a source of the ions.
5. The method of claim 1, wherein ion etching the insulator layer includes using an Argon plasma ion source.
6. The method of claim 1, wherein ion etching the insulator layer includes using an Oxygen plasma ion source.
7. The method of claim 1, wherein the method further includes coating the emitter tip with a low work function material.

8. The method of claim 1, wherein forming a cathode on a substrate includes forming the cathode on a glass substrate.
9. The method of claim 1, wherein forming a cathode on a substrate includes forming the cathode on a doped silicon material substrate.
10. The method of claim 1, wherein forming a gate layer includes forming a molybdenum (Mo) gate layer.
11. The method of claim 1, wherein forming a gate layer includes forming a tungsten (W) gate layer.
12. The method of claim 1, wherein forming a gate layer includes forming a titanium (Ti) gate layer.
13. A method for forming a self-aligned gate structure around an emitter tip, comprising:
  - forming a cathode on a substrate, the cathode having an emitter tip;
  - forming an insulator layer over the cathode and the emitter tip;
  - ion etching the insulator layer; and
  - forming a gate layer on the insulator layer, wherein forming a gate layer includes:
    - depositing a refractory metal on the insulator layer; and
    - using a chemical mechanical planarization (CMP) process on the refractory metal in order to expose a portion of the insulator layer surrounding the emitter tip.

14. A method for forming a self-aligned gate structure around an emitter tip, comprising:



forming a cathode on a substrate, the cathode having an emitter tip;  
forming an insulator layer over the cathode and the emitter tip;  
ion etching the insulator layer using an ion gun as a source of the ions; and  
forming a gate layer on the insulator layer, wherein forming a gate layer  
includes;

depositing a refractory metal on the insulator layer; and  
using a chemical mechanical planarization (CMP) process on the  
refractory metal in order to expose a portion of the insulator  
layer surrounding the emitter tip.

15. A method for forming a self-aligned gate structure around an emitter tip,  
comprising:

forming a cathode on a substrate, the cathode having an emitter tip;  
forming an insulator layer over the cathode and the emitter tip;  
ion etching the insulator layer using an Argon plasma ion source; and  
forming a gate layer on the insulator layer, wherein forming a gate layer  
includes;

depositing a refractory metal on the insulator layer; and  
using a chemical mechanical planarization (CMP) process on the  
refractory metal in order to expose a portion of the insulator  
layer surrounding the emitter tip.

16. A method for forming a self-aligned gate structure around an emitter tip,  
comprising:

forming a cathode on a glass substrate, the cathode having an emitter tip;  
forming an insulator layer over the cathode and the emitter tip;  
ion etching the insulator layer using an Argon plasma ion source; and  
forming a gate layer on the insulator layer, wherein forming a gate layer  
includes;

depositing a refractory metal on the insulator layer;  
using a chemical mechanical planarization (CMP) process on the  
refractory metal in order to expose a portion of the insulator  
layer surrounding the emitter tip;  
removing a portion of the insulator layer surrounding the emitter tip  
in order to uncover the emitter tip; and  
coating the emitter tip with a low work function material.

17. A method of forming a field emission device on a substrate, comprising:  
forming a cathode emitter tip in a cathode region of the substrate;  
forming a gate insulator layer on the emitter tip and the substrate;  
using an ion etch process in order to reduce the thickness of the gate  
insulator layer in the cathode region more rapidly than in the isolation region;  
forming a gate on the gate insulator layer; and  
forming an anode opposite the emitter tip.

18. The method of claim 17, wherein using an ion etch process to reduce the  
thickness of the gate insulator layer includes forming a buffer layer on the cathode  
emitter tip prior to using the ion etch process in order to protect the emitter tip from  
over etching.

19. The method of claim 18, wherein forming a buffer layer includes forming a  
dielectric layer of silicon nitride ( $\text{Si}_3\text{N}_4$ ).

20. The method of claim 17, wherein forming the cathode emitter tip includes  
forming a polysilicon cone.

21. The method of claim 17, wherein forming the cathode emitter tip includes  
forming a metal silicide on a polysilicon cone.

22. The method of claim 17, wherein forming a gate includes:  
depositing a conductive material on the gate insulator layer; and  
using a chemical mechanical planarization (CMP) process on the conductive material in order to expose a portion of the gate insulator layer surrounding the emitter tip.
23. The method of claim 17, wherein forming a field emitter device on a substrate includes forming the field emitter device on a glass substrate.
24. The method of claim 17, wherein forming a field emitter device on a substrate includes forming the field emitter device on a doped silicon material substrate.
25. The method of claim 17, wherein forming a gate includes forming a gate from a refractory metal.
26. The method of claim 17, wherein forming a gate includes forming a gate from doped polysilicon.
27. A method of forming a field emission device on a substrate, comprising:  
forming a cathode emitter tip in a cathode region of the substrate;  
forming a gate insulator layer on the emitter tip and the substrate;  
using an ion etch process in order to reduce the thickness of the gate insulator layer in the cathode region more rapidly than in the isolation region;  
forming a gate on the gate insulator layer, wherein forming a gate includes:  
depositing a conductive material on the gate insulator layer; and  
using a chemical mechanical planarization (CMP) process on the conductive material in order to expose a portion of the gate insulator layer surrounding the emitter tip; and

forming an anode opposite the emitter tip.

28. The method of claim 27, wherein using an ion etch process to reduce the thickness of the gate insulator layer includes forming a buffer layer on the cathode emitter tip prior to using the ion etch process in order to protect the emitter tip from over etching.

29. The method of claim 28, wherein forming a buffer layer includes forming a dielectric layer of silicon nitride ( $\text{Si}_3\text{N}_4$ ).

30. The method of claim 27, wherein forming the cathode emitter tip includes forming a polysilicon cone.

31. The method of claim 27, wherein forming a field emitter device on a substrate includes forming the field emitter device on a glass substrate.

32. The method of claim 27, wherein forming a field emitter device on a substrate includes forming the field emitter device on a doped silicon material substrate.

33. A method of forming a field emission device on a glass substrate, comprising:

forming a cathode emitter tip in a cathode region of the substrate, wherein forming the cathode emitter tip includes forming a polysilicon cone;  
forming a gate insulator layer on the emitter tip and the substrate;  
using an ion etch process in order to reduce the thickness of the gate insulator layer in the cathode region more rapidly than in the isolation region, wherein the ion etch process further includes;

forming a dielectric layer of silicon nitride ( $\text{Si}_3\text{N}_4$ ) on the cathode emitter tip prior to using the ion etch process in order to protect the emitter tip from over etching;  
forming a gate on the gate insulator layer, wherein forming a gate includes;  
depositing a conductive material on the gate insulator layer; and  
using a chemical mechanical planarization (CMP) process on the conductive material in order to expose a portion of the gate insulator layer surrounding the emitter tip; and  
forming an anode opposite the emitter tip.

34. The method of claim 33, wherein depositing a conductive material includes depositing a refractory metal.

35. The method of claim 33, wherein depositing a conductive material includes depositing doped polysilicon.

36. A field emitter array, comprising:  
a number of cathodes formed in rows along a substrate;  
a gate insulator formed along the substrate and surrounding the cathodes;  
a number of gate lines formed on the gate insulator; and  
a number of anodes formed in columns orthogonal to and opposing the rows of cathodes, the field emitter array formed by a method comprising:  
forming a number of cathode emitter tips in cathode regions of the substrate;  
forming a gate insulator layer on the emitter tips and the substrate, wherein forming the gate insulator layer includes ion etching the insulator layer such that the insulator layer is formed thinner around the emitter tips than in an isolation region of the substrate;

forming a number of gate lines on the gate insulator layer; and  
forming a number of anodes opposite the emitter tips.

37. The field emitter array of claim 36, wherein the number of gate lines and the number of cathodes are formed using a self-aligned technique.

38. The field emitter array of claim 36, wherein the number of cathodes include polysilicon cones.

39. The field emitter array of claim 36, wherein the number of cathodes include metal silicides on the polysilicon cones.

40. The field emitter array of claim 36, wherein the substrate includes glass.

41. The field emitter array of claim 36, wherein the number of gate lines include refractory metals.

42. The field emitter array of claim 36, wherein the number of gate lines include doped polysilicon.

43. A flat panel display, comprising:  
a field emitter array formed on a glass substrate, wherein the field emitter array includes:

a number of cathodes formed in rows along the substrate;  
a gate insulator formed along the substrate and surrounding the cathodes;

a number of gate lines formed on the gate insulator; and  
a number of anodes formed in columns orthogonal to and opposing the rows of cathodes, wherein the anodes include multiple phosphors, and wherein

the intersection of the rows and columns form pixels, the field emitter array formed by a method comprising:

forming a number of cathode emitter tips in cathode regions of the substrate;

forming a gate insulator layer on the emitter tips and the substrate, wherein forming the gate insulator layer includes ion etching the insulator layer such that the insulator layer is formed thinner around the emitter tips than in an isolation region of the substrate;

forming a number of gate lines on the gate insulator layer; and

forming a number of anodes opposite the emitter tips;

a row decoder and a column decoder each coupled to the field emitter array in order to selectively access the pixels; and

a processor adapted to receiving input signals and providing the input signals to the row and column decoders.

44. The flat panel display of claim 43, wherein the number of gate lines and the number of cathodes are formed using the self-aligned technique.

45. The flat panel display of claim 43, wherein the number of cathodes include metal silicides on the polysilicon cones.

46. The flat panel display of claim 43, wherein the number of gate lines include refractory metals.

### Abstract of the Disclosure

Express Mail Form 3847 (Rev. 10-10-95) EL18528360345

Date of Deposit September 2, 1998

I hereby certify that this paper or set is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231

Printed Name Sheri Simms

Signature Sheri Simms



A schematic diagram of a cross-section of a substrate. The substrate is divided into three horizontal regions: a central region labeled 100 and two side regions labeled 112. A thin film, labeled 102, is deposited on the substrate. A central peak, labeled 101, is formed on the thin film in the 100 region. A bracket labeled 125 spans the width of the peak 101. Above the peak, a bracket labeled 130 indicates a region where several downward-pointing arrows are shown, representing an incident beam or radiation.




FIG. 1D




FIG. 1E




FIG. 1F




FIG. 2




FIG. 3

**DECLARATION FOR PATENT APPLICATION**

As a below named inventor I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled:

**STRUCTURE AND METHOD FOR REDUCED EMITTER TIP TO GATE SPACING IN FIELD EMISSION DEVICES .**

The specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose all information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, § 1.56 (see page 3 attached hereto).

I hereby claim foreign priority benefits under Title 35, United States Code, § 119/365 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on the basis of which priority is claimed:

**No such applications have been filed.**

I hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below.

**No such applications have been filed.**

I hereby claim the benefit under Title 35, United States Code, § 120/365 of any United States and PCT international application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which became available between the filing date of the prior application and the national or PCT international filing date of this application.

**No such applications have been filed.**

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of sole inventor : Ji Ung Lee

Citizenship: **Korea**

Residence: **Boise, ID**

Post Office Address: 2913 S. Swallowtail Lane  
Boise, ID 83706

Signature: \_\_\_\_\_

Ji Ung Lee

Date: \_\_\_\_\_

August 25, 1998

Full Name of inventor:

Citizenship:

Residence:

Post Office Address:

Signature: \_\_\_\_\_

Date: \_\_\_\_\_

Full Name of inventor:

Citizenship:

Residence:

Post Office Address:

Signature: \_\_\_\_\_

Date: \_\_\_\_\_

Full Name of inventor:

Citizenship:

Residence:

Post Office Address:

Signature: \_\_\_\_\_

Date: \_\_\_\_\_

§ 1.56 Duty to disclose information material to patentability.

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclose information exists with respect to each pending claim until the claim is canceled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is canceled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclose all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§ 1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:

- (1) prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) the closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.

(b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and

- (1) it establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
- (2) it refutes, or is inconsistent with, a position the applicant takes in:
  - (i) opposing an argument of unpatentability relied on by the Office, or
  - (ii) asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

(c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:

- (1) Each inventor named in the application;
- (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.

(d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.